FORM PTO-1449 (REV.7-80)	,	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. 500987.02		APPLICATION NO. Not Yet Assigned				
INF	ORM	ATION DISCLOSU	RE STATEM	APPLICANT(S) Daniel B. Penney							
(Use several sheets if necessary)					FILING DATE Concurrently herewith		GROUP ART UNIT Not Yet Assigned				
			U.S.	PATENT 1	DOCUMENTS						
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME		CLA	ss s	SUBCLASS	FILING DATE IF APPROPRIATE		
MIN	AA	5,021,688	06/04/91	Leforestier et al.		307	4	63			
WTN	AB	5,592,434	01/07/97	Iwamoto et al.		365	2	233			
MM	AC	5,781,497	07/14/98	Patel et al.		365	2	230.06			
NAM	AD	5,825,714	10/20/98	Kohno		365	2	230.06			
UTU	AE	5,881,017	03/09/99	Matsumoto et al.		365	365 230.0				
	AF										
	AG										
	AH										
	ΑI										
	AJ	ļ									
			FOREI	GN PATEN	NT DOCUMENTS						
		DOCUMENT NUMBER	DATE		COUNTRY		ASS SUBCLASS		TRANSLATION		
	AK					+			YES	МО	
	AL										
	AM										
	AN										
	AO						\forall				
		ОТНЕ	CR PRIOR A	RT (Including	Author, Title, Date, Pertinent P	ages, Etc.	<u>_</u>				
10.1	Choi, Y. et al., "16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate", IEEE Journal of										
NO	AP Solid-State Circuits, Vol. 29, No. 4, April 1994, pp. 529-533.										
NAM	AQ	Sunaga, T. et al., "A Full Bit Prefetch Architecture for Synchronous DRAM's", IEEE Journal of Solid-State Circuits, Vol. 30, No. 9, September 1995, pp. 998-1005.									
EXAMINER Nam Nguyar DATE CONSIDERED 2/27/04											
* EXAMINI					oformance with MPEP 609. Drawith next communication to appli		ough citati	on if not in			